Three-Dimensional with the Method MPL Algorithm Appropriate for Improving the Efficiency of Logic-on-Logic Integrated Circuits

Document Type : Original Article

Authors

Abstract

Usually two-dimensional substitution is used for the production of integrated circuits. Due to heavy use of communications, two-dimensional substitution has high losses as well as, density of elements is low in it. To resolve this problem, three-dimensional substitution method was proposed. Rather than the two-dimensional arrangement of elements in a row, elements are layout in three dimensions in this substitution. In this paper, three-dimensional substitution algorithms using order used in two-dimensional substitution, three-dimensional substitution analysis by mPL and three-dimensional substitution simultaneous with two-dimensional substitution by mPL have been studied in terms of structure and function, and a butterfly processing element (PE) and an Advanced Encryption Standard (AES) block and a wireless MIMO decoder to assess them have been implemented with the mentioned methods. . Applying these methods shows that the use of face to face integration by microbuses in communications of substitution algorithm, on average, improves the maximum clock and block speed of AES encryption to 15.3% and the maximum clock and block speed of PE module to 22.6% as well as the maximum clock and speed of MIMO modules to 17.1%, while the use of these methods has led to the average reduction in power consumption of 2.6% for the AES module and the average reduction in power of 12.9% for the PE module and the average reduction in power consumption of 5.1% for MIMO module.

Keywords

Main Subjects

References

[1] N. Moezzi-Madani, T. Thorolfsson, and W. Davis, “A low-area flexible mimo detector for wifi/wimax standards,” in DATE ’10: Proceedings of the 2010 Design, Automation and Test Conference, mar. 2010, pp. 1633 –1636

[2] R. Hentschke, G. Flach, F. Pinto, and R. Reis, “Quadratic placement for 3d circuits using z-cell shifting, 3d iterative refinement and simulated annealing,” in SBCCI ’06: Proceedings of the 19th annual symposium on Integrated circuits and systems design. New York, NY, USA: ACM, 2006, pp. 220–225
[3] Y. Deng and W. P. Maly, “Interconnect characteristics of 2.5-d system integration scheme,” in ISPD ’01: Proceedings of the 2001 international symposium on Physical design.
New York, NY, USA: ACM, 2001, pp. 171–175

[4] J. Cong, G. Luo, J. Wei, and Y. Zhang, “Thermal-aware 3d ic placement viatransformation,” in Design AutomationConference, 2007. ASP-DAC ’07. Asia andSouth Pacific, Jan. 2007, pp. 780–785

[5] Y. Xie, J. Cong, and S. Sapatnekar, Eds., Three- Dimensional Integrated Circuit Design: EDA, Design and Microarchitectures, SpringerPublishers, 2009.

[6] V. Suntharalingam, R. Berger, and Others, “Megapixel cmos image sensor fabricated in three-dimensional integrated circuit technology,” Solid-State Circuits Conference,2005. Digest of Technical Papers. ISSCC.2005 IEEE International, pp. 356–357 Vol. 1,Feb. 2005

[7] R. Patti, “Three-dimensional integrated circuits and the future of systemon-chip designs,” Proceedings of the IEEE, vol. 94, no. 6, pp. 1214–1224, June 2006.

[8] “Interlocking conductor method for bonding wafers to produce stacked integrated circuits,” U.S. Patent 6 838 774, January 4 2005.

[9] Tezzaron. Wafer stack with super-contacts.Available:http://www.tezzaron.com/about/Pho toAlbum/Products/Wafer Pair SuperContacts.html

[10] G. Karypis and V. Kumar, “Multilevel k-way hypergraph partitioning,” in Design Automation Conference, 1999. Proceedings. 36th, 1999, pp. 343–348

[11] J. Cong and G. Luo, “A multilevel analytical placement for 3d ics,” in ASP-DAC ’09: Proceedings of the 2009 Asia and South Pacific Design Automation Conference. Piscataway, NJ, USA: IEEE Press, Jan. 2009, pp. 361–366.

[12] R. Enbody, G. Kwee, and H. Tan, “Routing the 3-d chip,” in Proceedings of the 1991 Design Automation Conference, 1991, pp. 132 –137.

[13] C. C. Tong and C.-L. Wu, “Routing in a threedimensional chip,” Computers, IEEE Transactions on, vol. 44, no. 1, pp. 106 –117, jan. 1995.

[14] T. Thorolfsson, N. Moezzi-Madani, and P. D. Franzon, “Reconfigurable five layer 3d integrated memory-on-logic synthetic aperture radar processor,” To appear in Computers Digital Techniques, IET, vol. 4, no. 6, dec. 2010.

[15] C. Lee, “An algorithm for path connections and its applications,” IRE Transactions on Electronic Computers, vol. 10, no. 2, pp. 346– 365, 1961.
Electronics Industries
Volume 10, Issue 2 - Serial Number 38
September 2019
Pages 81-89

Files

History

  • Receive Date: 11 August 2017
  • Revise Date: 24 June 2019
  • Accept Date: 26 July 2019
  • First Publish Date: 23 August 2019

Share

How to cite

Statistics