ارائه XORهای جدید در پیاده سازی کمپرسور 4 به 2 با تکنولوژی نانولوله های کربنی

نوع مقاله : مقاله پژوهشی

نویسندگان

1 دانشگاه گیلان- گروه مهندسی کامپیوتر

2 گروه مهندسی کامپیوتر، دانشکده فنی، دانشگاه گیلان

چکیده

در حوزه‌ی الکترونیک دیجیتال، دستیابی به مدارهایی با سرعت بیشتر و توان مصرفی کمتر، بسیار حائز اهمیت است. از این رو، بهبود پیاده‌سازی مدارهای محاسباتی مانند ضرب‌کننده که به طور گسترده در ریزپردازنده‌ها، پردازش سیگنال و بسیاری از الگوریتم‌های رمزنگاری مورد استفاده قرار می‌گیرد، مورد توجه است. علاوه بر این، کمپرسورها مهم‌ترین واحد پیاده‌سازی در ضرب‌کننده‌ها هستند که در بین کمپرسورهای مختلف، کمپرسور 4 به 2 یکی از پرکاربردترین روش-ها برای پیاده‌سازی است. از طرفی، پیاده‌سازی این کمپرسور کاملا به گیت‌های XOR بستگی دارد. لذا، وجود یک طراحی مناسب برای XOR در بهبود عملکرد کمپرسور 4 به 2 موثر است و می‌تواند کارآیی کل سیستم ضرب‌کننده را بهبود بخشد. در این مقاله، طراحی کمپرسور 4 به 2 براساس گیت XOR پیشنهادی با ترانزیستورهای نانولوله کربنی ارائه شده است که نتایج آن در تکنولوژی 32 نانومتر CNTFET شبیه‌سازی شده است. مقایسه نتایج حاصل از پیاده‌سازی با بهترین طرح‌های موجود نشان می‌دهد طراحی کمپرسور ارائه شده ضمن کاهش تعداد ترانزیستورهای مدار، 4/31 درصد تاخیر، 45/99 درصد توان مصرفی و 47/72 درصد حاصل ضرب توان در تاخیر را نسبت به کمپرسورهای موجود بهبود می‌دهد.

کلیدواژه‌ها

موضوعات

عنوان مقاله [English]

New XOR Structures in The Implementation of Compressor (4;2) with Carbon Nanotube Technology

نویسندگان [English]

  • Elmira Tavakkoli 1
  • Mahdi Aminian 2
1 university of guilan, Department of computer engineering
2 Computer Engineering, Engineering Department, University of Guilan
چکیده [English]

In the field of digital electronics, it is very important to achieve faster and less power consuming circuits. Hence, improvements in the implementation of computational circuits, such as multipliers which are widely used in microprocessors, signal processing, and many cryptographic algorithms, are considered. In addition, the compressors are the most important operation unit in the multipliers. Amongst different compressors, compressor (4;2) is one of the most popular methods to implement of multipliers. Moreover, the implementation of this compressor depends primarily on XOR gates, and an appropriate XOR design is effectively improving the performance of compressor (4;2) and it can improve the overall performance of the multiplier system. In this paper, the design of compressor (4;2) is based on the proposed XOR gate with carbon nanotube transistors, which has been simulated in 32 nm CNTFET Stanford technology. Simulation results , shows that the proposed design, while reducing the circuit area, improve delay by 4.31% , power consumption by 45.99% and power delay product by 47.72%, in comparison with the best compressors.

کلیدواژه‌ها [English]

  • Carbon Nanotube
  • XOR gate
  • Compressor (4
  • 2)
  • Multiplier

مراجع

[1] M. Rouholamini, O. Kavehie, and et al, “A New Design for 7:2 Compressors,” IEEE/ACS International Conf. on Computer Systems and Applications, May 2007.
[2] P. Aliparast, Z.D. Koozehkanani, and F. Nazari, “An ultra high speed digital 4-2 compressor in 65-nm CMOS,” International J. of Computer theory and Engineering, Vol. 5, No. 4, pp. 593-597, August 2013.
[3] T.N. Theis, and H-S.P. Wong, “The end of Moore’s low: A new beginning for information technology,” IEEE J. Computing in Science & Engineering, Vol. 19, pp. 41-50, March 2017.
[4] G. Cho, Y. Kim, F. Lombardi, and M. Choi, “Performance evaluation of CNFET-based logic gates,” International Conf. Instrumentation and Measurement technology, Singapore, May 2009.
[5] H. Ghasemzadeh, “Robustness Analysis of Controllable-Polarity Silicon Nanowire Devices and Circuits,” Phd thesis, EPFL University, 2016.
[6] A. Raychowdhury, A. Keshavarzi, J. Kurtin, and et al, “Carbon nanotube field-effect transistors for high-performance digital circuits-DC analysis and modeling toward optimum transistor Structure,” IEEE Trans. On Electron Devices, Vol. 53, No. 11, November 2006.
[7] A. Bachtold, P. Hadley, T. Nakanishi, and C. Dekker, “Logic circuits with carbon nanotube transistors,” Science J., Vol. 294, p. 1317, November 2001.
[8] S. Mehrabi, R. Faghih, M. Moaiyeri, and et al, “CNFET-based design of energy-efficient symmetric three-input XOR and full adder circuits,” Arabian J. for Science and Engineering, pp. 3367-3382, July 2013.
[9] S. Rodriguez, A. Rusu, and J.M. Rosa, “Overview of carbon-based circuits and systems,” IEEE International Symposium on Circuit and Systems, ISCAS, Portugal, May 2015.
[10] M. Moaiyeri, R. Faghih, K. Navi, and et al, “Novel direct designs for 3-input XOR function for low-power and high-speed
applications,” International J. of Electronics, Vol. 97, No. 6, pp. 647-662, June 2010.
[11] K. Saraswat, and A. Sharma, “An optimized XOR circuit using CNTFET technology,” International J. of Advanced Research in Computer and Communication Engineering, IJARCCE, Vol. 7, pp. 216-220, May 2018.
[12] S. Shankar, A. Kumar, R.K. and Nagaria, “A comparative performance analysis of various CMOS design techniques for XOR and XNOR circuits,” International J. on Emerging Technologies, 2010.
[13] H. Lee, and G.E. Sobelman, “New low-voltage circuits for XOR and XNOR,” Proc.IEEE Southeastcon, pp. 225-229, April 1997.
[14] T. Sharma, K.G. Sharma, B.P. Singh, and N. Arora, “New efficient design for XOR function on the transistor level,” International Conf. on Methods and Models in Science and Technology, India, pp.346-348, 2010.
[15] S. Singh, T. Sharma, K.G. Sharma, and B.P. Singh, “New design of low power 3T XOR cell,” International J. of Computer Engineering & Technology, Vol. 3, pp. 76-80, June 2012.
[16] S.S. Hatefinasab, “CNTFET-based design of a high-efficient full adder using XOR logic,” Vol. 8, No. 4(2), pp. 6, 2016.
[17] M. Kumar, and J. Nath, “Design of an Energy efficient 4-2 compressor,” IOP. Conf. Materials Science and Engineering 225, 2017.
[18] I. Koren, “Computer arithmetic algorithms,” Second Edition, A k Peters, Ltd, Canada,2002.
[19] C. Chang, J. Gu, and M. Zhang, “Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits,” IEEE Trans. On Circuits and Systems, Vol. 51, No. 10,October 2004.
[20] K. Nehru, T. Nagarjuna, and G. Vijay, “Comparative analysis of CNTFET and CMOS logic based arithmetic logic unit,” J. of Nano-and Electronic Physics, Vol. 9, No. 4, pp.4, 2017.
[21] M. Dadashi, K. Manochehri, and S. Pourmozafari, “Low power CNTFET based 4-2 and 5-2 compressor,” International Conf. on Computer Engineering and Signal Processing, November 2016.
[22] A. Pishvaie, G. Jaberipur, and A. Jahanian, “Redesigned CMOS (4;2) compressor for fast inary multipliers,” Can J. Elect. Comput. Eng, Vol. 36, No. 3, summer 2013.
[23] A. Rahnamaei, Gh. Zare Fatin, and A. Eskandarian, “Design of a low power high speed 4-2 compressor using CNTFET 32nm technology for parallel multipliers,” Int. J. Nano Dimens, 10(1):114-124, winter 2019.
[24] A. Bhansali, A. Asati, “Optimizing the ratio of number of tubes in PCNTFET to NCNTFET for digital circuits,” Journal of Microelectronics and Solid State Devices, India, Vol. 5, 2018.
[25] R. Seti, G. Soni, “Comparative analysis of Si-MOSFET and CNTFET-based 28T full adder,” Fifth International Conference on Soft computing for problem solving, 2016.
[26] Y. Kim, “Integrated circuit design based on carbon nanotube field effect transistor,” Transactions on electrical and electronic materials, Vol. 12, No. 5, pp. 175-188, October 25, 2011.
.
[27] http://nano.stanford.edu/models.php.

فایل ها

سابقه مقاله

  • تاریخ دریافت: 28 آذر 1397
  • تاریخ بازنگری: 26 اسفند 1397
  • تاریخ پذیرش: 18 اردیبهشت 1398
  • تاریخ اولین انتشار: 18 اردیبهشت 1398

اشتراک گذاری

ارجاع به این مقاله

آمار