طراحی مدولاتور متعامد زمان پیوسته پیشخور برای گیرنده‌های چند استانداردی

شمسی, علیرضا

طراحی مدولاتور متعامد زمان پیوسته پیشخور برای گیرنده‌های چند استانداردی

نوع مقاله : مقاله پژوهشی

نویسنده

علیرضا شمسی

عضو هیات علمی دانشکده برق دانشگاه شهید ستاری، تهران ایران

چکیده

طراحی و پیاده سازی یک مدولاتور دلتا سیگمای متعامد (QDSM)چند استانداردی زمان پیوسته (CT) مرتبه سه پایین‌گذر (LP) کم مصرف در این مقاله ارائه شده است. مدولاتور پیشنهادی در دو حالت حقیقی و متعامد، گیرنده‌های مخابراتی با استانداردهای WLAN/WCDMA/GSM را پشتیبانی می‌کند. در مد GSM به شکل حقیقی و تک بیتی، و در مدهای WLAN/WCDMA، جهت دستیابی به پهنای باند و SNR مورد نیاز این استانداردها، بصورت متعامد و با کوانتایزر چند بیتی کار می‌کند. این مدولاتور با ساختار پیشخور (FF) طراحی شده است و جهت کاهش مصرف توان، آپ‌امپهای جمع کننده‌ انتهای فیلتر حلقه آن حذف شده‌اند. جهت حذف خطای عدم تطابق بین DAC های مسیرهای I و Q ازمبدل آنالوگ به دیجیتال مختلط (C_DAC ) استفاده شده است. این مدولاتور در تکنولوژی CMOS 180 نانومتر پیاده‌سازی شده است. مقادیرSNR بدست آمده برای استانداردهای WLAN/WCDMA/GSM در سطح ترانزیستور بترتیب مقادیر 63/81، 9/75 و 54 دسی‌بل و ضریب شایستگی (FOM) بترتیب برابر (pj/conv) 63/1، 485/0 و 828/0 محاسبه شده است. این ساختار، در مقایسه با مدولاتورهای دلتا سیگمای مشابه ارائه شده در مقالات، در مدهای عملیاتی WLAN/WCDMA دارای FOM بهتری می‌باشد.

کلیدواژه‌ها

موضوعات

طراحی مدارهای الکترونیکی(دیجیتال)

عنوان مقاله [English]

Design of continuous time feed forward quadrature Modulator for multi-standard receivers

نویسنده [English]

alireza shamsi

Faculty member of Shahid Sattari Aeronautical University of Science and Technology, tehran, iran

چکیده [English]

In this paper, a continuous-time (CT) third order multi standard low pass (LP) quadrature delta sigma modulator (QDSM) for low-IF receiver is designed. The proposed modulator is capable of supporting WLAN / WCDMA / GSM standards receivers at two real and quadrature mode. The adder Op-Amps at the end of the loop filter are eliminated to reduce the power consumption. This modulator is employed in real mode and single bit quantizer in GSM standard. To achieve the required bandwidth and SNR is worked in multi-bit quadrature mode in WLAN / WCDMA standards. The complex DAC (C_DAC) is designed to eliminate the mismatch between I and Q paths. This modulator is Implemented in 180 nm CMOS technology, and SNRs at transistor level are 54/ 75.9 / 81.63, and FOMs are 0.828 / 0.485 / 1.63 (pj / conv), for WLAN / WCDMA / GSM modes, respectively. The new structure has a better FOM at the WLAN / WCDMA operating modes compared to similar cases.

کلیدواژه‌ها [English]

quadrature delta sigma modulator
multi standard
WLAN / WCDMA / GSM
complex DAC

مراجع

[1] S.-C. Hwu and B. Razavi, "An RF Receiver for Intra-Band Carrier Aggregation," Solid-State Circuits, IEEE Journal of, vol. 50, pp. 946-961, 2015.

[2] C.-Y. Ho, W.-S. Chan, Y.-Y. Lin, and T.-H. Lin, "A quadrature bandpass continuous-time delta-sigma modulator for a tri-mode GSM-EDGE/UMTS/DVB-T receiver," Solid-State Circuits, IEEE Journal of, vol. 46, pp. 2571-2582, 2011.

[3] T. Saalfeld, A. Atac, L. Liao, R. Wunderlich, and S. Heinen, "A 2.3 mW quadrature bandpass continuous-time Delta Sigma modulator with reconfigurable quantizer," in Ph. D. Research in Microelectronics and Electronics (PRIME), 2016 12th Conference on, 2016, pp. 1-4.

[4] P. M. Aziz, H. V. Sorensen, and J. Van der Spiegel, "Performance of complex noise transfer functions in bandpass and multi band sigma delta systems," in Circuits and Systems, 1995.

ISCAS'95., 1995 IEEE International Symposium on, 1995, pp. 641-644.

[5] J. Marttila, M. Allén, and M. Valkama, "Frequency-Agile Multiband Quadrature Sigma-Delta Modulator for Cognitive Radio: Analysis, Design and Digital Post-Processing," Selected Areas in Communications, IEEE Journal on, vol. 31, pp. 2222-2236, 2013.

[6] G. Gielen and E. Goris, "Reconfigurable front-end architectures and A/D converters for flexible wireless transceivers for 4G radios," in Emerging Technologies: Circuits and Systems for 4G Mobile Wireless Communications, 2005. ETW'05. 2005 IEEE 7th CAS Symposium on, 2005, pp. 13-18.

[7] M. Honarparvar and E. N. Aghdam, "Reconfigurable hybrid CT/DT delta-sigma modulator with op-amp sharing technique dedicated to multi mode receivers," Analog Integrated Circuits and Signal Processing, vol. 79, pp. 413-426, 2014.

[8] Y. Xu, Z. Zhang, B. Chi, N. Qi, H. Cai, and Z. Wang, "A 5-/20-MHz BW Reconfigurable Quadrature Bandpass CT ADC With AntiPole-Splitting Opamp and Digital/Calibration," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, pp. 243-255, 2016.

[9] Y. Xu, Z. Zhang, B. Chi, Q. Liu, X. Zhang, and Z. Wang, "Dual-mode 10MHz BW 4.8/6.3 mW reconfigurable lowpass/complex bandpass CT ΣΔ modulator with 65.8/74.2 dB DR for a zero/low-IF SDR receiver," in Radio Frequency Integrated Circuits Symposium, 2014 IEEE, 2014, pp. 313-316.

[10] A. Shamsi and E. N. Aghdam, "A Wideband Continuous Time Quadrature Delta Sigma Modulator Based on a Real DSM for Low Power WLAN Receiver," Journal of Circuits, Systems and Computers, vol. 27, p. 1850044, 2018.

[11] Y. Ke, J. Craninkx, and G. Gielen, "Multi-standard continuous-time sigma–delta converters for 4G radios," Circuits and systems for future generations of wireless communications, pp. 203-221, 2009.

[12] S. Pavan, R. Schreier, and G. C. Temes, Understanding Delta-Sigma Data Converters: John Wiley & Sons, 2017.

[13] B. Ge, Y. Li, H. Yu, and X. Feng, "Design and implementation of quadrature bandpass sigma-delta modulator used in low-IF RF receiver," Journal of Semiconductors, vol. 39, p. 055002, 2018.

[14] F. Gerfers and M. Ortmanns, Continuous-time sigma-delta A/D conversion: fundamentals, performance limits and robust implementations vol. 21: Springer Science & Business Media, 2006.

[15] M. Bolatkale, L. J. Breems, and K. A. Makinwa, High speed and wide bandwidth delta-sigma ADCs: Springer, 2014.

[16] R.-C. Marin, A. Frappé, and A. Kaiser, "Digital Complex Delta–Sigma Modulators With Highly Configurable Notches for Multi-Standard Coexistence in Wireless Transmitters," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 65, pp. 343-352, 2018.

[17] J. Zhang, Y. Xu, Z. Zhang, Y. Sun, Z. Wang, and B. Chi, "A 10-b Fourth-Order Quadrature Bandpass Continuous-Time $\Sigma\Delta $ Modulator With 33-MHz Bandwidth for a Dual-Channel GNSS Receiver," IEEE Transactions on Microwave Theory and Techniques, vol. 65, pp. 1303-1314, 2017.

[18] T. C. Carusone, D. Johns, and K. Martin, Analog Integrated Circuit Design: Wiley, 2011.

[19] B. Razavi, Design of Analog CMOS Integrated Circuits: McGraw-Hill Education, 2016.

[20] G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue, and E. Romani, "A 20-mW 640-MHz CMOS continuous-time ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB," IEEE journal of solid-state circuits, vol. 41, pp. 2641-2649, 2006.

[21] J. Talebzadeh and I. Kale, "A novel two-channel continuous-time time-interleaved 3rd-order sigma-delta modulator with integrator-sharing topology," Analog Integrated Circuits and Signal Processing, pp. 1-11, 2018.

[22] M. Hosseinnejad and H. Shamsi, "Design and Simulation of Pipelined ADCs based on Low-Voltage Comparators," 2016.

[23] A. Atac, R. Wunderlich, and S. Heinen, "A variable bandwidth & IF, continuous time ΔΣ modulator for low power low-IF receivers," in New Circuits and Systems Conference (NEWCAS), 2011 IEEE 9th International, 2011, pp. 362-365.

[24] J. Arias, P. Kiss, V. Prodanov, V. Boccuzzi, M. Banu, D. Bisbal, et al., "A 32-mW 320-MHz continuous-time complex delta-sigma ADC for multi-mode wireless-LAN receivers," Solid-State Circuits, IEEE Journal of, vol. 41, pp. 339-351, 2006.

[25] Y. Xu, B. Chi, and Z. Wang, "Power-scalable multi-mode reconfigurable continuous-time lowpass/quadrature bandpass sigma-delta modulator for zero/low-IF receivers," in Circuits and Systems (ISCAS), 2012 IEEE International Symposium on, 2012, pp. 293-296.